This is an automated archive.

The original was posted on /r/intel by /u/unknowZsj on 2023-09-10 07:04:10+00:00.

clk signal input a clock inverter but it output is always 0 after I use sdf back annotation, if dont use sdf back annotation, it outputs is normal.